In floorplan design it is useful to allow users to specify some placement constraints in the final packing. Clustering constraint is a popular type of placement constraint in which a given set of modules are restricted to be placed adjacent to one another. The wiring cost can be reduced by placing modules with a lot of interconnections closely together. Designers may also need this type of constraint to restrict the positions of some modules according to their functionalities. In this paper, a method addressing clustering constraint in slicing floorplan will be presented. We devised a linear time algorithm to locate neighboring modules in a normalized Polish expression and to re-arrange them to satisfy the given constraints. Experiments were performed on some benchmarks and the results are very promising.
Introduction
Floorplan design is the problem of planning the positions and shapes of a set of modules on a chip in order to optimize the circuit performance at a very early designing stage. During this floorplanning phase, circuit performance like layout area, interconnect cost, heat dissipation and power consumption, etc, should be taken into consideration.
There are three kinds of floorplans: slicing, non-slicing and mosaic floorplan. A slicing floorplan is one that can be obtained by recursively partitioning a rectangle into two by either a vertical line or a horizontal line. The advantages of using slicing floorplan are that it has simple representations such as slicing tree and Polish expression [7, 8] , and optimal module shaping can be done efficiently. However, slicing floorplan is only a small subset of all feasible packings, and is not general enough. A non-slicing floorplan is not necessarily slicing, and can represent any kind of packing. Several methods, sequence-pair [5] , boundsliceline-grid(BSG) [6] , O-tree [2] , B -tree [1] and TCG [4] , have been proposed for representation of non-slicing floorplan. The paper [3] proposes a new type of floorplan called mosaic floorplan that is similar to general non-slicing floorplan except that it does not have any unoccupied room. A representation called Corner Block List (CBL) can be used to represent mosaic floorplan.
A floorplanning algorithm has to deal with several essential issues, including module shaping, routability, area and delay, in order to optimize the circuit performance. With the scaling down of the IC technology, the number of transistors that can be built into a standard size chip has increased rapidly, and it has become increasingly important to consider the circuit performance as early as possible in the floorplanning stage. Placement constraints in floorplan design are useful for restricting the relative positions between the modules according to their functionalities in order to improve the circuit performance like interconnect cost and delay, etc. Some previous works on preplace constraint and range constraint in slicing floorplan [12, 11] have been done. Clustering constraint is another popular type of constraint in which a given set of modules are restricted to be placed adjacent to one another. The wiring cost can be reduced by placing modules with a lot of interconnections closely together. Designers may also need this type of constraint to restrict the positions of some modules according to their functionalities. The paper [9] proposed a hybrid floorplanning method using partial clustering and module restructuring. Their method restricts clusters to be placed in rectangular regions (subtrees in a slicing tree). Since constrained modules are restricted to be placed in rectangular regions, the packing topology is limited and the deadspace of the final floorplan is usually large. The paper [10] proposed a unified method to handle different kinds of placement constraints in general floorplan. However, their method does not handle the clustering constraint as defined here.
In this paper, clustering constraint is considered in which some modules are required to be placed next to each other. The cost of routing can be reduced by imposing clustering constraints to those modules which are heavily connected. The method we used will determine the surrounding positions of a target module in a Polish expression and swap the constrained modules into those positions in order to satisfy the constraints. Our method can also be extended to handle more than one cluster in a floorplan. This paper is organized as follows. We will define the problem in section 2. In section 3, a slicing floorplanner on which our method is based will be described. In section 4, detailed descriptions of the clustering method will be given. Results will be shown in section 5.
Problem Definition
A floorplan with n modules (1, 2, : : :, n) is an enveloping rectangle R subdivided by horizontal and vertical line segments into n non-overlapping rectilinear regions such that each region R i must be large enough to accommodate the corresponding module i.
In most iterative methods, a floorplan is evaluated by a function A + W, where A is the area of the floorplan and W is the total wire length. The aspect ratio of each module will be limited so that the delay inside each module will not be too long. For each rectangular module i, there are three input values A i , r i and s i . A i is the area of the module, and r i and s i are the minimum and maximum aspect ratio of the module respectively. Let w i and h i be the width and height of the module, then A i = w i h i and r i h i w i s i . The overall aspect ratio of the floorplan is also required to be within a given range.
In this paper, clustering constraint is considered in floorplan design. Given a set of modules and a subset of modules , we want to pack the modules in such that the modules in will be adjacent to each other. Figure 1 shows an example of clustering constraint. Modules E; F and H are the subset of modules to be clustered and they have to be placed adjacent to each other in the final packing. The floorplanning problem with clustering constraints is defined as follows: 
Basic Slicing Floorplanner
Our work is based on a well-known slicing floorplanner [8] . A slicing floorplan can be represented by a binary tree. The leaf nodes of the tree are the basic modules and the internal nodes are labeled either with a + or a * operator to represent a horizontal cut or a vertical cut respectively. An example is shown in Figure 2 . Reading the tree in postorder, a Polish expression will be obtained that is used to represent the floorplan structure in the algorithm. A normalized Polish expression is a Polish expression with no consecutive identical operators. Simulated annealing is used to optimize the total area and interconnect cost of the floorplan. The cost is computed as A + W where A is the total area and W is the wire length. Normalized Polish expressions are used to represent a solution packing during the annealing process. The neighbors of each solution have to be defined such that the optimal solution is reachable. Three moves M1, M2 and M3 are used. M1 swaps two adjacent operands in the expression, M2 interchanges the operators in a chain (a chain is a substring of operators in the Polish expression) and M3 swaps two adjacent operand and operator.
Floorplanning with Clustering Constraint
In this paper, we consider clustering constraint in slicing floorplan. A simple method to solve this problem is by adding a term in the cost function of the annealing process as a penalty for violating the constraint. This method was tested but the results are poor and the constraints will usually be violated in the final packing. In our approach, clusters are maintained throughout the whole annealing process. We devised a method to locate the surrounding positions of a target module. A target module M t is picked randomly from the subset given by the user. A set of M t 's surrounding modules t in the packing is then obtained. For each M i 2 t , if M i = 2 , we will swap M i with some M j where M j 2 n t . This algorithm will maintain the cluster in the floorplan throughout the whole annealing process. An overview of the algorithm is given below: 
Locating Surrounding Modules
An algorithm is devised to locate the surrounding positions of a target module in a normalized Polish expression. Note that we can locate the surrounding positions of a module in linear time by just looking at the Polish expression and no real packing is needed. A target module M t 2 is selected randomly. A set t is found such that M t is surrounded by the modules in t in the packing. An example is shown in Figure 3 .
In this example M t = F and t = fA; B; C; E; G; Hg.
For each module M t in the slicing floorplan, M t is surrounded by four cuts which correspond to four operators in the normalized Polish expression. If those four operators are located in the Polish expression, the set of modules t of M t , can be found. For a Polish expression = 1 2 : : : n , we define a valid sub-expression = k k+1 : : : k+m where k 1 and n k + m as a sub-expression in such that k must be an operand and the number of operands is equal to the number of operators plus one in . A valid sub-expression indeed represents a sub-tree in the whole slicing tree.
The two operators, + and *, correspond to cuts of different orientations. Let , and be valid subexpressions in a Polish expression. Some terms are defined as follows: The procedure shown below is for finding the modules in t from the sub-expression lying below the target module, i.e., from the sub-expression a. Procedures for the other three sub-expressions can be constructed similarly.
Procedure : Mark_Neighbor_Below(f irst; end) Input: first is the first index of the valid sub-expression a. end is the last index of a and first end .
Output: is the set of modules lying at the top of the supermodule represented by a. 
Constraint Satisfaction
In the annealing process, all the given constraints have to be satisfied in order to make the floorplan feasible. Modules in the constraint set will be swapped with the surrounding set t until the condition fM t g t is satisfied.
In the first iteration, M t is randomly selected from . An intersection set is defined to be \ t .
If j j > j j + 1, swapping is needed to satisfy the clustering constraints. If j j > j t j + 1, there is not enough room for swapping, and the whole process will be repeated recursively by selecting another module that is already in the cluster as the new target module until all the constraints are satisfied. All three moves in the simulated annealing process can affect the neighboring structure and may lead to infeasible packings. However we will swap operands in the Polish expression to maintain a feasible one throughout the whole annealing process. There is only one case in move M1 that does not affect the feasibility of the packing, i.e., if two adjacent operands to be swapped are both in or both in ? . Modification is not required in this case and the clustering constraints will not be violated after the move.
The following algorithm describes the swapping strategy such that all the clustering constraints are satisfied throughout the annealing process. If j i j < j j ? 1 (lines 29-34), the number of positions in i is not enough for accommodating all the constrained modules. Other target modules will be selected from i and the process will be repeated until all the constraints are satisfied. The algorithm can handle even large cluster size.
Multi-clustering Extension
Multi-clustering constraint allows users to have more than one cluster in the final packing. The algorithm described above handles only one cluster. Multi-clustering constraint can be handled by invoking the above algorithm several times. However, the major problem is that the surrounding sets of the target modules in different clusters can overlap. Infeasible packing will be resulted if modules are swapped randomly. For example, given two clustering sets 1 and 2 , a target module M t 1 and M t 2 is picked from each clustering set. Let t 1 and t 2 be the surrounding sets of M t 1 and M t 2 respectively. If a module M k exists such that M k 2 t 1 and M k 2 t 2 , this module M k should be removed from either t 1 or t 2 . Otherwise, the swapping space provided by M k may be used twice.
Besides, the modules found earlier in the process of locating surrounding modules are probably lying closer to the target module. It is thus better to swap into those positions first. This property allows us to make sure that the modules under clustering constraints will be placed as close to each other as possible.
Cost Function
The cost function is computed as A + W + C where A is the total area of the packing, W is the half perimeter estimation of the wire length, and C is a penalty term for the clustering constraint. The penalty term C is the sum of squares of the center to center distances between every pair of modules in the same cluster. The penalty term helps in generating a packing in which the constrained modules will be placed as close to each other as possible. The parameters and are constants that control the relative importance of the three terms.
Experimental Results
We tested our method with three MCNC building blocks examples (ami33, ami49 and playout). Ami33 has 33 modules and 123 nets. Ami49 has 49 modules and 408 nets. Playout has 62 modules and 1161 nets. A control experiment without any clustering constraint is performed for each data set and the results are shown in Table 1 . The temperature is decreased at a constant rate (0.9), and the number of iterations at each temperature step is one hundred times the number of modules. All experiments were done on an UltraSPARC-II 400MHz processor.
In the first set of experiment, 20% of the modules in each benchmark are selected randomly to have clustering constraint. (Ami33, ami49 and playout have 7, 10 and 12 constrained modules respectively.) For each benchmark, we repeat the experiment three times by selecting different modules into the constraint set. The results are shown in Table 2 . We can see that the clustering constraint can be satisfied in all the experiments with only a small increase in total area and execution time. This has demonstrated the effectiveness of our method in handling a single cluster in slicing floorplan.
In the second set of experiment, we tested our method with multi-clustering constraints. In each benchmark problem, we picked 3, 4 and 5 clusters and each cluster has 2 to 7 modules. The results are shown in Table 3 . If we compare Table 3 with Table 2 , we can see that our method can be extended to handle more than one cluster successfully without imposing much penalty in the floorplan quality and the execution time. Figure 6 and 7 show a result packing of ami33 with three clusters and a result packing of ami49 with four clusters respectively. Figure 8 and 9 show the improvement in interconnection by imposing clustering constraints. We observed from the data set ami33 that modules 15, 18, 19, 20, 21, 24 and 25 are heavily connected with each other, so we impose clustering constraint between them. Figure 8 and 9 show the result packings with and without the clustering constraint. One can see that the interconnect cost in Figure 8 is much smaller than that in Figure 9 . This example demonstrated that with careful selection of the clustering constraints, our method can be used to reduce the interconnect cost of a floorplan by constraining those strongly connected modules in a cluster. 
Conclusion
We have devised and implemented an efficient method to handle clustering constraint in slicing floorplan. Experimental results show that our method can handle clustering constraint effectively without imposing much penalty in the quality of the floorplan and the execution time. In additions, this method can be extended to handle multi-clusters. We have also demonstrated how our method can be used to reduce interconnect cost by imposing clustering constraint between those modules that are strongly connected with one another.
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